We develop an arithmetical theory VNC 
Introduction
In proof complexity, there is a well-known general correspondence between theories of bounded arithmetic, complexity classes, and propositional proof systems (see e.g. [12, 6, 8, 9] ). A theory T corresponds to a complexity class C if the provably total computable functions of T are the C-functions. A propositional proof system P corresponds to T if the propositional translations of theorems of T of certain complexity have polynomial-size proofs in P , and T proves a reflection principle for P .
Here we are particularly concerned about theories corresponding to variants of the class NC 1 . Several theories corresponding to uniform NC 1 (i.e., ALOGTIME , U E -uniform NC 1 ) and to the Frege propositional proof system have been described in the literature: an equational theory ALV by Clote [5] , theories AID and AID +Σ b 0 -CA by Arai [1] , and a second-order theory VNC 1 by Cook and Morioka [7] . (All these theories are more or less equivalent: VNC 1 is RSUV -isomorphic to AID + Σ b 0 -CA, which is in turn a conservative extension of ALV .) Uniform NC 1 is a robust and well-behaved complexity class, but it is too strict for certain applications, namely those involving circuit evaluation. Nonuniform complexity classes usually consist of languages definable by a family of polynomial-size Boolean circuits satisfying certain requirements (e.g., concerning their depth, fan-in, or available connectives): this holds for example for nonuniform AC k , NC k , TC 0 , P ; in particular, nonuniform NC 1 -languages are given by a family of bounded fan-in circuits of logarithmic depth. Typically, the corresponding uniform class consists of languages definable by a sufficiently uniform family of the same kind of circuits, and moreover, the class includes the universal language which evaluates circuits of this kind described in a natural way by binary strings. This is not true for NC 1 . Even DLOGTIME -uniform (i.e., U D -uniform) families of log-depth circuits define a class (presumably) still larger than uniform NC 1 ; we can only define uniform NC 1 using circuits by employing the artificial description by so-called extended connection languages of Ruzzo [13] . Likewise, the universal evaluator for log-depth circuits is (presumably) not in NC 1 (even nonuniform).
Consequently,VNC 1 (and friends) do not prove that one can evaluate log-depth circuits, or even a uniformly given (say, definable by a Σ B 0 -formula) sequence of log-depth circuits. There are situations where evaluation of such circuits would be desirable in an NC 1 -theory. The particular application we have in mind, and the main motivation for this work, is the paper [11] , which aims at formalizing a version of the Ajtai-Komlós-Szemerédi sorting network in bounded arithmetic (under the assumption that we can formalize construction of suitable expander graphs). On the one hand, we need the formalization to proceed in an NC 1 -theory, and in particular, in a theory which translates to polynomial-time Frege proofs: the point is that this implies polynomial simulation of the sequent calculus (i.e., Frege) by the monotone sequent calculus MLK , using results of Atserias et al. [2] . On the other hand, the sorting network is essentially a monotone log-depth circuit which we need to evaluate; it is uniformly described, but its extended connection language is not available.
To address these issues, we introduce new theories VNC 1 * and VNC 1 * , corresponding to a subclass of NC 1 slightly larger than uniform NC 1 , which allow evaluation of sufficiently uniform families of log-depth circuits. We work with second-order theories in the spirit of Zambella [14] . The theory VNC 1 * is formulated in the usual language of second-order bounded arithmetic; it includes V 0 , and a derivation rule allowing to evaluate a kind of monotone logdepth bounded fan-in circuits described by formulas without second-order parameters which are provably ∆ B
1 . The theory VNC 1 * has a richer language L VNC 1 * including comprehension function symbols for Σ B 0 -formulas, and function symbols for evaluation of monotone logdepth bounded fan-in circuits described by open formulas (in the extended language) without second-order parameters.
In Section 4, we prove basic properties of our new theories: VNC 1 * contains VNC 1 and is contained in VL, VNC 1 
Complexity classes
We recall that a (bounded fan-in) circuit in n inputs is a directed acyclic graph whose nodes are labelled by gate types ∧, ∨, ¬, or input variables x i , i < n. Input nodes have fan-in 0, ¬-gates have fan-in 1, and ∧ and ∨-gates have fan-in 2. One node of the circuit is designated as the output node. The circuit computes a Boolean function f : 2 n → 2 in the obvious way. The depth of a circuit is the maximal length of a path in the circuit. A formula is a circuit in which all nodes save the output have fan-out 1. If C is any class of languages, we define F C to be the class of functions f ( x) such that |f ( x)| is at most polynomial in | x|, and the bit-graph
is in C. We will sometimes call functions f ∈ F C just C-functions.
A language L is in nonuniform NC 1 if there exists a family {C n | n ∈ ω} of circuits such that C n computes the characteristic function of L ∩ 2 n , and the depth of C n is O(log n) (in short, C n is a log-depth circuit). Equivalently, L is in nonuniform NC 1 if it is computable in a similar way by a family of polynomial-size formulas. Let U be a complexity class. A language L is in U -uniform NC 1 if it is computable by a sequence {C n | n ∈ ω} of log-depth circuits such that given n in unary, we can compute the description of C n by a U -function. Since this definition may be sensitive to details of the chosen representation of circuits, we make it more precise using the terminology of Ruzzo [13] . Given a node x in a circuit C, we fix an ordering of its input nodes, and denote by x(i) the ith input of x. The direct connection language L DC (C) of a family of circuits C = {C n | n ∈ ω}, where C n has n inputs, is a set of tuples n, x, p, y , where n is an integer given in unary, x is a binary string identifying a node in a circuit, p ∈ {ε, 0, 1}, and y is either another string denoting a node, or a gate type from {x i , ∧, ∨, ¬}. It is defined by
We define U -uniform NC 1 to consist of languages L computable by a family C of log-depth circuits with node labels of length |x| = O(log n) such that L DC (C) ∈ U . Fully uniform NC 1 is defined as ALOGTIME , the languages computable by an alternating Turing machine in O(log n) steps. Here and below, Turing machines supposed to work in sublinear time do not have the usual input tape. Instead, there is a special index type, and read states. If the machine enters a read state with a, k written on the index tape, where a is a symbol of the input alphabet, and k is a binary integer, it continues in one of two given states according to whether the kth symbol of the input is a. Uniform NC 1 (presumably) does not coincide with U -uniform NC 1 for any class U . However, we can define it using circuits as follows. We extend the x(i) notation so that if p is a binary string, x(p) is the node we obtain by following the path which starts in x, and moves to the left or right input according to successive bits of p. The extended connection language L EC (C) of a family C = {C n | n < ω} of circuits is defined by
Then a language L is in uniform NC 1 if and only if it is computable by a family C of logdepth circuits such that L EC (C) is computable in DTIME (O(log n)). The class does not change if we allow L EC (C) to be in AC 0 or ATIME (O(log n)). Here, (uniform) AC 0 can be defined as languages computable by an alternating Turing machine in time O(log n) with O(1) alternations. Buss [3] has shown that one can evaluate in uniform NC 1 Boolean formulas represented as strings in the usual infix notation. We can define the extended connection language for a single circuit (rather than sequence) in a natural way, and represent it as a polynomial-size string. Log-depth circuits in this representation can be also evaluated in uniform NC 1 (this is implicit in Ruzzo [13] ). On the other hand, evaluation of log-depth circuits represented by the direct connection language (or equivalent form) is not known to be possible even in nonuniform NC 1 , but it can be done in logarithmic space (L). Regarding the former, we observe the following reduction of a combinatorial problem which is apparently not in nonuniform NC 1 :
The following problem is AC 0 -reducible to evaluation of bounded fan-in log-depth circuits (described by L DC ). Given a directed graph G on n vertices with bounded out-degree, vertices x, y ∈ G, and a number d ≤ log n, determine whether y is reachable from x in at most d steps.
Proof: Without loss of generality assume that G contains all self-loops. We construct a circuit with d + 1 layers, where each layer is labeled by nodes of G. Every node u on layer l + 1 is a disjunction gate, and its inputs are nodes v on layer l such that u → v is an edge of G. We initialize the bottom layer by assigning 1 to node y, and 0 to all other nodes, and we evaluate the circuit. Then the value of node x on the top layer is 1 iff y is reachable from x in d steps.
A kind of converse also holds: it can be shown that an algorithm for the problem described in Proposition 2.1 can be used to transform a direct connection language of a log-depth circuit to its extended connection language, which can be evaluated in uniform NC 1 .
Theories
We will work with second-order (i.e., two-sorted) arithmetical theories as in [14, 9] , but for convenience we include the function |x| = log 2 (x + 1) among the basic symbols. Our theories thus have two sorts of variables: numbers, denoted by lowercase letters, and finite sets or strings, denoted by uppercase letters. The basic language is L 0 = 0, s, +, ·, |x|, ≤, ∈, |X| .
The theory BASIC consists of the axioms
where x < y is an abbreviation for x ≤ y ∧ x = y. We also write X(x) for x ∈ X. We define the constants 1 = s 0, 2 = s s 0, 3 = s s s 0, . . . , and we will often write x + 1 for s x (the two expressions being equal by the BASIC axioms). We introduce the bounded quantifiers
where t is a term not involving x or X (respectively), and similarly for strict inequalities. A formula is bounded if it uses only bounded quantifiers. A bounded L 0 -formula without set quantifiers is called Σ B 0 or Π B 0 . Inductively, Σ B i+1 consists of formulas of the form
, and Π B i+1 consists of formulas of the form
. A formula is Σ 1 1 if it consists of a block of second-order existential quantifiers followed by a Σ B 0 -formula. A predicate is Σ B 0 -definable in the standard model iff it is computable in AC 0 , and for i > 0, the Σ B i -definable (Π B i -definable) predicates coincide with the levels Σ P i (Π P i ) of the polynomial hierarchy. Note that we use Σ B i and Π B i to denote formulas of the basic language L 0 only. If we expand the definition to allow atomic formulas in a richer language L, we will call the corresponding classes Σ B i (L) and Π B i (L), respectively. If Γ is a set of formulas, the Γ-comprehension axiom is the schema
where ϕ ∈ Γ has no free occurrence of X. We define the theory V 0 as BASIC + Σ B 0 -COMP . The theory VNC 1 is axiomatized over V 0 by
The meaning is that we can evaluate a monotone formula laid out in a balanced binary tree, represented by nonzero numbers below 2a so that nodes x < a are conjunction or disjunctions (according to G(x)) of nodes 2x and 2x + 1, and nodes x ≥ a are truth constants given by I. The theory VL is axiomatized over V 0 by the axiom
where P encodes a sequence of numbers, and (P ) v is the vth member of the sequence (see [9] for details of the sequence coding). The meaning is that we can iterate a number function, or equivalently, that we can trace a path in a directed graph where each node has out-degree 1. Let ϕ(d, x, y) be a formula, possibly with other free variables. We put
where
(By abuse of notation, we include ϕ among the arguments of eval to indicate the dependence of eval on ϕ, even though ϕ is a formula, not a variable.
Note that free variables of eval include parameters of ϕ, i.e., its free variables other than d, x, y.) The meaning of eval is that Y is the evaluation of a bounded fan-in monotone circuit described by ϕ on input I. 
consisting of the axioms of BASIC , the axiom
for each Σ B 0 -formula ϕ(u, x, X), and the axiom The ∆ B 1 -SCV and Open-SCV axioms provide evaluation of a certain type of circuits, but they were designed to be formally simple rather than feature-rich. We will introduce a more elaborate setting for convenient evaluation of log-depth circuits.
We will describe circuits using the following data:
• Numbers k, m, and s, where k is the number of inputs, m is the number of layers, and s is the size of each layer.
•
indicating the type of each node, where we put e.g. ∨ = 0, ∧ = 1, ¬ = 2, and x i = i + 3, and we represent T by its graph, i.e., as a set T ≤ ms(k + 3).
• A formula ϕ(d, x, d , x ) (possibly with other parameters) which states that node x on layer d is an input of gate x on layer d.
In order for a circuit to be well-formed, we demand that any gate uses only nodes on lower layers as inputs (but not necessarily from the adjacent layer), and all nodes have the correct number of inputs: 1 for negation nodes, 0 for input nodes, and at most 2 for conjunction and disjunction gates. Notice that we allow ∧ and ∨ gates with no inputs, which compute the truth constants ⊥ and , or with one input, which act as the identity function. The formula
formalizes these requirements. The formula
states that Y is an evaluation of the circuit described by k, m, s, T, ϕ on input I ≤ k.
Remark 4.1 Note that any Σ B 0 -formula ϕ is equivalent in VNC 1 * to an open formula, e.g., 0 ∈ {u < 1 | ϕ} (where u is not free in ϕ). We will prove later (Corollary 4.7) that the same also holds for Σ B 0 (L VNC 1 * )-formulas.
where p are the parameters of ϕ.
Proof: Uniqueness of Y can be proved by straightforward Σ B 0 -induction, the problem is to show its existence. We will reduce evaluation of the circuit to another circuit in the simplified framework of eval, which can be evaluated using the axioms ∆ B 1 -SCV or Open-SCV . We subject the circuit to the following transformations:
• The input layer of the new circuit will consist of bits I(j) of the original input string I, their negations ¬I(j), and bits T (d, x, p) of T .
• We introduce a dual node x ¬ to each node x in the circuit, in order to allow making the new circuit monotone.
• We replicate each node on all layers to overcome the restriction that each gate may only use nodes of its immediately preceding layer as inputs in the new circuit.
• If x is a node with possible inputs y 0 , y 1 , we include in the new circuit the following gadgets (omitting the mention of layers for simplicity):
More precisely, we put O(|k|) layers to the bottom of the circuit which compute the disjunctions j<k (T (x, x j ) ∧ (¬)I(j)) arranged in a balanced binary tree, and we replace each node in the original circuit with the constant-size remaining part of its gadget.
• We introduce padding to shift the nodes so that odd layers consist of disjunctions, and even layers of conjunctions.
We proceed with the formal details to verify that we can arrange the result in such a way that the wires of the new circuit are described by a ∆ B 1 -formula or an open L VNC 1 * -formula without set parameters, as required by the axioms.
Our new circuit will have m + 1 := 2 + 2|k| + 6|m| layers, each containing n := 2k + (5k + 7)|m|s nodes.
Nodes i(x) := x < k on each layer represent the input bits I(x), nodes i ¬ (x) := k + x give ¬I(x), and nodes t(d, x, p) :
original circuit, as well as its associated gadget.
The layers are laid out as follows. Layer 0 is the input layer, initialized to
Layer 1 is a copy of layer 0 (as we need conjunctions at the bottom of our new circuit, and odd layers are disjunctions). Layers 2 to 2|k| + 1 are used to compute The wires of the new circuit are thus described by the following formula, where we abbreviate the modulo operation by %:
Note that integer division and % are Σ B 0 -definable. It is thus easy to see that ϕ ∈ ∆ B 1 (VNC 
In the case of VNC 
• if X are sets such that |X i | ≤ n, I = {in + u | i < c, u ∈ X i }, and
A function F ( u, X) or f ( u, X) with number inputs and/or output is computable by Γ-circuits, if the same holds for the set function F ( U , X) which we obtain by representing every number x by the set {u | u < x}. A predicate ψ( u, X) is computable by Γ-circuits if its characteristic function
is. In other words, if we can fix o(n) = 1 in the above definition, and replace ( * ) with
The next lemma is a key technical result needed to show various properties of VNC 
Proof:
We proceed by induction on the complexity of α (defined in such a way that the complexity of C ϕ and Y ϕ is larger than that of ϕ, and in the case of Y ϕ , also ϕ * ).We will show two cases, and leave the rest to the reader. Let α be the formula ∃x c ≤ t( X, x) β( X, x, x c ), and fix a polynomial p(n) such that t( X, x) < p(n) whenever | X|, x ≤ n. By the induction hypothesis, we can compute the formula α = x c ≤ t( X, x) ∧ β( X,
where we write m , s , p for m (n),
1 (VNC 1 * ) as appropriate, and it is easy to see that the circuit defined by s, m, τ , ϕ computes α.
Let ∃Y ≤ u ϑ( X, x, x c , ε, Y ) be a Σ B 1 -definition of the graph χ α ( X, x, x c ) = ε of the characteristic function of α , such that Y is computable from X, x, x c by ∆ B 1 (VNC
where n = i |X i |+ i x i , and Z [x] denotes {y < u | xu+y ∈ Z}. We take p(n) parallel copies of the circuit computing Y , and wire the x c inputs in the ith copy to the representation of i, as above in the construction of the circuit for α. The resulting circuit computes Z satisfying
from X, x. Given Z, it is easy to see that ( * ) is equivalent to χ α ( X, x) = ε. Let us turn to the case α = Y ψ ( p( X, x), s( X, x), m( X, x), I( X, x)), where ψ( p, d, x, y) is an open VNC 1 * -formula. By the induction hypothesis, we can compute the terms p, s, m, and I by suitable circuits. Let q(n) be a polynomial such that p( X, x), s( X, x), m( X, x), |I( X, x)| < q(n) whenever | X|, x ≤ n. We construct circuits computing α as follows:
• We compute s( X, x), m( X, x), I( X, x), p( X, x) using their respective circuits. We denote the jth bit of the result by s j , m j , i j , p r j .
• For every p, s, m < q(n), we evaluate in parallel the eval-style circuit defined by s, |m|, and ψ * ( p, ·, ·, ·) on input I. That is, we take the circuit with |m| + 1 layers, each of size s. The bottom layer is initialized to the first s bits i j , and the other layers are alternating disjunctions and conjunctions, where yth node on dth layer is an input to xth node on (d + 1)st layer iff ψ * ( p, d, x, y). We denote the value of the xth node on dth layer by v p,s,m,d,x .
• For each p, s, m < q(n), we compute in parallel the "selector" h p,s,m which states that
This can be done as
where we omit the conjuncts with index −1 (i.e., treat them as ).
• We compute in parallel the output bits
We spare the reader the formal definitions of the τ and ϕ formulas describing the circuit, and leave it to their imagination to verify that τ is Σ B 0 , and ϕ is a Boolean combination of Σ B 0 formulas and ψ * (substituted with Σ B 0 -definable functions like division with remainder). By the induction hypothesis, ψ * is equivalent to a ∆ B 1 (VNC 1 * )-and Open(L VNC 1 * )-formula, therefore so is ϕ. It is easy to see that the circuit indeed computes α.
Let ϑ be Σ B 0 -formula such that the graph χ ψ ( p, s, m) = ε of the characteristic function of ψ is equivalent to ∃W ≤ t ϑ( p, d, x, y, ε, W ), and W is computable by ∆ B 1 (VNC 1 * )-circuits. Consider the formula
If we replace p r ( X, x), s( X, x), and m( X, x) with their Σ B 1 -definitions which exist by the induction hypothesis and prenex the second-order existential quantifiers, we obtain a Σ B 1 -formula, which we can further normalize to the form with only one second-order quantifier using a pairing function. Given X, x, we can compute a witness to this formula by ∆ B 1 (VNC 1 * )-circuits as follows. We compute (using the induction hypothesis) the values of p, s, m, and I, and witnesses to the second-order quantifiers used in their graphs. Then we take the circuit computing W , and evaluate in parallel its q 3 copies for all fixed values d, x, y < q(n) to obtain a Z such that 
Proof: Induction follows from comprehension. Let ϕ(u, x, X) be a Σ B 0 (L VNC 1 * )-formula, and take a sufficiently large n. By Lemma 4.5, ϕ is computable by an Open(L VNC 1 * )-circuit. We take a parallel copies of the circuit as in the proof of Lemma 4.5, and wire the output of the ith circuit to the ith new output bit. We evaluate the circuit on the input which sets x and X in each copy to the value of the respective parameters, and sets u to the representation of i in the ith copy. Then the output of the new circuit is {u < a | ϕ}. The circuit is described by an open formula, hence its value is computable by an L VNC 1 * -term using Theorem 4.2. 
where S is a term (with the same free variables as ∃x ≤ t ϕ) such that VNC 1 * proves S = {x < t | ϕ(x + 1)}. Notice that {x < t | ϕ(x + 1)} is computable by an L VNC 
for some c. Put
and let p be a polynomial such that |F r |, |G j r | ≤ p( x, | X|). By Corollary 4.8, there are terms F and G j such that VNC 1 * proves
which implies ϕ( x, X, F ( x, X)). Proof: Given ϕ ∈ ∆ B 1 (VNC 1 * ) (or even ∆ 1 1 (VNC 1 * )), we apply Theorem 4.10 to the formula ∃Y (0 ∈ Y ↔ ϕ). We obtain a term F such that the open formula 0 ∈ F ( x, X) is equivalent to ϕ. 
Clearly, ( * ) is a Σ B 1 -formula, and it implies ∃Y ≤ (|m| + 1)n eval(n, |m|, ϕ, I, Y ) over V 0 , hence we can axiomatize VNC 1 * by ( * ) for all such ϕ over V 0 .
Theorem 4.14 VNC 1 * is contained in VL.
Proof: We need to show that VL is closed under the ∆ B 1 -SCV rule. If ϕ ∈ ∆ B 1 (VL), then ϕ is, provably in VL, log-space computable, hence VL proves comprehension for ϕ (see [9] ). It thus suffices to show that VL proves ∀n, m, E, I ∃Y eval(n, |m|, E, I, Y ).
We will prove this by formalizing in VL the standard log-space algorithm for evaluation of log-depth circuits.
Fix d 0 ≤ |m| and x 0 < n, we will describe how to evaluate the node x 0 on layer d 0 of the circuit. The idea of the algorithm is to make a depth-first traversal of the circuit, evaluating the nodes along the way, and taking short cuts when we have enough information to determine the value of a particular node. The states of the algorithm will be described by numbers below some a, and we will define the graph of the transition function F : a → a of the algorithm; computation of the algorithm will then be simulated by iterating F using the VL axiom. The states of the algorithm will have the following form:
(i) •, b , where b < 2. This is the final state, b is the result of the computation.
(ii) ↓, s, x , where x < n, 0 < s < 2 |m|+1 . We have just descended one layer down the circuit. The path from d 0 , x 0 to the current node is recorded by a sequence encoded by s: if the binary expansion of s is 1s 0 . . . s k−1 , then s i is 0 (1) if we have descended to the left-most (right-most, resp.) child at the ith branching (i.e., at ith layer below the top). The current node is node x on layer
(iii) ↑, s, b, t, i, x , where 0 < s < 2 |m|+1 , b < 2, t < 2, i < |s|, x < n. We have ascended up from a child node. Again, s describes the path to the current node. b is the computed value of the child, and t is 0 if the child was the left-most child, or 1 otherwise. In this situation, we do not know the number of the node we are in, as it cannot be uniquely inferred from the child node; we can however recover it from the sequence s.
We compute the node number in a loop with |s| − 1 steps, we use i as the loop counter, and x to keep track of the node number. We will obtain the current node number in x when i = |s| − 1.
We pick sufficiently large a so that all states above are encoded by a number below a. The function F is Σ B 0 -defined by
and F is defined arbitrarily on other numbers below a. By the VL axiom, there exists a sequence P such that (P ) 0 = ↓, 1, x 0 and (P ) v+1 = F ((P ) v ) for all v < a. We leave to the reader to verify that P determines a correct partial evaluation of the original circuit, in particular, (P ) a = •, b , where b is the value of node x 0 on layer d 0 .
In order to evaluate the whole circuit at once, we take a copy of the above algorithm for every d 0 ≤ |m| and x 0 < n, and "concatenate" them in such a way that a final state •, b of node d 0 , x 0 is followed by the initial state ↓, 1, x 0 of the next node d 0 , x 0 . We leave the details to the reader. Complexity classes like NC 1 can be adapted to the second-order setting in a straightforward way: we represent sets by binary strings, and we write numbers in unary (i.e., as in Definition 4.4). 1 * ⊆ VL, the formula ϕ defining the circuits as in Definition 4.4 must be in ∆ B 1 (VL) = L. The description of the circuits by the formulas ϕ and τ is a notational variant of the direct connection language, hence F is in L-uniform F NC 1 .
The theory V i extended by the axiom of choice
for Σ B i+1 -formulas ϕ is ∀∃Σ B i+1 -conservative over V i (Zambella [14] ). We will prove that the axiom of choice for Σ B 1 -formulas can be similarly ∀∃Σ B 1 -conservatively added to VNC 1 * . We will in fact show that the same holds for a version of the axiom of choice without the bound on X.
Definition 4.17 Let Γ be a set of formulas. The unbounded axiom of choice is the schema
where ϕ ∈ Γ may have other parameters, and Z [x] denotes {u | x, u ∈ Z}, where ·, · is a pairing function. A theory T is closed under the unbounded choice rule Γ-CR, if
where ϕ ∈ Γ may have other parameters. It is easy to see that Σ B 0 -AC is equivalent to ∃Σ B 1 -AC , and similarly for CR.
Proof: or ∃x < a ∀X ¬ϕ(x, X).
Proof: Let M M be the expansion of M by constants for all elements of M . If
is consistent, then any its model N satisfies the conclusion. Otherwise there is a sentence ψ = ∀X ϑ(X), where ϑ ∈ Σ B 0 has parameters from M , such that M ψ, and T ψ → ∀x < a ∃X ϕ(x, X).
We can rewrite it as T ∃X (ϑ(X) ∧ x < a → ϕ(x, X)),
Thus we may take N = M. 
for all a ∈ M 0 , and ϕ ∈ Σ B 0 with parameters from M 0 . We continue in the same way to construct a chain M 0 ∃Σ B -term G such that VNC
by Corollary 4.6.
Propositional translation
We will define a propositional formula 
)-formula ϕ( x, X), and natural numbers n, m. Let X 1 , . . . , X s be sets such that |X i | ≤ m i , and letX i denote the propositional valuation which assigns the value 1 to p i,k iff k ∈ X i . Then the translation is defined in such a way that
Finally, if t( x, X) is a number L VNC 1 * -term, we define a bounding L 0 -term b t such that t( n, X) ≤ b t ( n, m) whenever |X i | ≤ m i for all i, and we introduce propositional formulas
The bounding terms are defined inductively as follows: If α is a predicate or function symbol, we put
We also put { {Y ϕ } } n, m is constructible in logarithmic space given n, m, k in unary (the most difficult case is again Y ϕ : we observe that we can evaluate the logspace-constructible Boolean sentence [[ϕ] ] needed to define e in logarithmic space). It is also straightforward to show (1), (2), (3) by induction on complexity.
We recall that a Frege system is a propositional proof system given by a finite set F of rules of the form ϕ 1 , . . . , ϕ n ϕ which is sound and implicationally complete. An F -proof of a formula ϕ is a sequence of propositional formulas ending with ϕ such that every formula is derived from previous formulas by an instance of an F -rule. By a well-known theorem of Cook and Reckhow [10] , all Frege systems are polynomially equivalent, hence the choice of the basic rules does not matter (often one takes Modus Ponens and a list of axioms). Frege systems are also polynomially equivalent to the propositional version of Gentzen's sequent calculus LK , which is easier to work with in some contexts.
(ii ) If α( x, X, Y ) is a formula or term, and T ( x, X) is a set term, then
where k is present only if α is a term, and on the right-hand side the formulas are substituted for the variables corresponding to Y .
(iii ) If t( x, X) is a number term, there are size poly( n, m) log-space constructible Frege proofs of the formulas
by the definition of [[β( t, T )]]. We get the required
(k) r, n, m using (iii). Proof: It will be more convenient to work with sequent calculus, which is p-equivalent to Frege systems. The sequent ϕ has an LK -proof π using substitution instances of axioms of VNC 1 * and equality axioms as extra initial sequents. We may reformulate the extensionality axiom as for d < |r| and x < n, using the definition of { {Y ψ } } d+1,x . Similarly, we construct proofs of
Putting it all together, we obtain a proof of [[eval(n, |r|, ψ, I, Y ψ ( p, n, r, I))]] p,n,r,m .
Translation of the equality axioms for C ψ and Y ψ is easy and left to the reader. (As a matter of fact, one can show that these axioms are redundant in VNC 1 * .)
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